
Sanwry.	UNIT-4 Date: / /	
	LOGIC FAMILIES: 6910100 xuiuboni 9100191	act the
	logic family is nothing but the collection of devices	#340 D Y
onto	having cimilar operating characteristic. logic families	
4,	are realised by using same type of semi-conductor	.01
	device. Depending upon the type of semi coundator	(1)
	device used logic families are classified as	(5)
		(3)
787	Logic family	(4)
	Bill and to an of the Mos	(3)
	family family	(6)
	Prios	1 mil (7)
√ Stør	uctivaed in staucturaed in mos	Since
1	+ cMos	•
	DIL ECT III	uncer to
	DCTL (T21)	- Frita Oal
→ ↓	TIL	
*	The state of the s	evind
	RTL: register transister logic	
¥ , 12	DIZ: Diade ""	
	DCTL: Diode coupled " "	de
	TTL: Transixter ""	CUH
1	Ect: emitted coupled logic	logi
	III: in legached injection logic	100
	PMOS: P-channel metal oxide semi conductor	
	n Mos! n "	
	C Mos! complementay " " "	

	Date: / /
•	Power Dissipation (PD) it is the measure of the power consumed by the logic gates when driven by all its inpute: smaller the PD when driven by all its inpute: smaller the PD location of the device. PD is the product DC.
	it is the measure of the pares consumed by the PD
oritani	when driven by all its input & strangeduct DC.
V	better will be the device. PD is the product DC.
	Supply voltage and the mean custent drawn from the
	Supply T= Vicxit swant phononial swant (8)
	1= Vac X al a son
	(2) (1) (1)
•	NOISE immunity
	noise is a unwanted signal man worke can cause the
	performance of the logic cocult. Noise can cause the
	autout 18 jan 1810
	the logic high level. Dake voltage that may
1	the logic high level. Noise immunity by the max: noise voltage that may appear at the input of the logic crocult without changing
40 98412	anson the intuition of the light course
runtac	its output state.
	Norse maggin to the quantitative measure of norse
un act mit	Immunity and a second will have the
Li i	
•	Fan-in it is defined ax the max no of input that can be it is defined ax the max no of input that can be
	it is defined ax the max. no. of the degradution
	compected to the logic crocuit without any degradution
	in its performance it can also be de fixed as the
	no of inputs that a the device ix designed to
K.H. (**	handle.

(3) 15/1	Fan-lout: 100 2011 at 10 bouttob so time (mail and)
14/10/15	it is defined as the not of agree that can be driven by
	the single output of a logic family. The deviving gate
7	must be capable of providing the voltage efficients
	level sequised by the driven gates. This can be
eV.	the single output of a logic family. The deviving gate must be capable of providing the voltage effectionsent & level required by the driven gatex. This can be acheived by having low output impedence.
hinton.	Operating temperature of the second second second
<u> </u>	Operating temperature It is the mix. " On which the device can stand
2000 /	WAR THE TOTAL THE TRANSPORT OF THE PROPERTY OF
•	Voltage pasametrax ==
	VIL (min)
	VIL (max)
	Voh (min)
	VOH (max)
	VIL (Min): it is the min. voltage level required at the
	input of the gate so that the input can be
	toealed ax logic 1.
	its minimum Value is 9 wit.
	VIL (max): it is the max. value of the input voltage. so that
	the input can be treated as logic o.
	The maximum value or 0.7 volt
	Von (min): it ix the high level output voltage and can be
	defined ax the min. Witage level acquired at
	the ofp so that the ofp can be treated as
	logic 1.
	its min. Value is 2.4 volt.

	= > logric '0'
	Vrc < logicí
\ \	Date: / /
	VOH (max): it is defined ax the max. voltage level signized
ा जिल्ह	Of the output so that the output can be beated
1	periode a de logició non non tento apres alla
A theory	the max value is 0-4001+ of some
10 moohs	The self personal of the charves along the con
gng. W	TTL (Toansis too toansistor logic)
Nhto	it uses toansix toos for both the inputs and the outputs
harry	and that ix why named as teansisting townsisting logic
	it is used to sealize the function of various logic
	gates. sixeto nomo opot/ou.
	The investers
	William (mmx)
	OVec (a(a) yav)
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
is all for	TIDESCRIPTION DE LA PORCIAN)
90,00	TA TO TO TO
300 (()	A DA (A)
fisalt no	portion (that overs & R3/ some sales of 2 (sour) put
	O night vit Association of the off
	The state of the property and the state of t
en no	IPS Bansatus OIP
to knot	A DI O1 1 02 11 030 1 040 1 1
en ak	on on on off or
	O ON OLE OLE ON 1
· per	Hours in Tolor amon
157335	The same and the s

	Date: / /
	Wooking 6-
	The Base of toursistro a, is always connected to the
	supply (Vcc) and therefore it will always be ON.
acI:	when input A= 0.
	in this case the diode DA or forward biased and
	current produced by transistro & flows, towards
	ground through this diode. No current appears at
	the base of transistor 02 and there from it will be OFF.
	Since transistry or is driven by transistry or and
	therefroe it will also be OFF. The current coming at the
	node N flows towards the base of transistro By and
	trons it ON. Thus, the output will be logic'l' though
	the on transition Dy.
COST	When input A=1
	in this case diode DA is developed biased and it
	acts as an open crocuit. The custom produced by
	touncistor of flows towards the base of the bansister
	Oz and turns it ON. Since @ transporter Oz is driven by
	Oz there from it will also be ON. current coming at
	node N flows towards ground through the ontransitor
	Qo and no cursoent appears at the base of transister
	By therefore it will be OFF. The output will be logic 'o'
	though on toansis to Bz.
	tanikan ja 200 mm noo ka marka 200 mm noo ka marka 190 mm noo ka marka 200 mm noo ka marka 200 mm noo ka marka



	Date: / /
	Wooking:
	The Base of the transister Q, is always connected to the
13.10	Supply (vice) and theoefore it will be always on. when any of the input is o
COCI:	in this case the cosses ponding diade will be froward
	biased and the croppent produced by Quain flow
	towards ground through that diode no corrent
	Les es a configuration of an entire of a configuration of a configurat
	engine teation also with all the arms III
ad an an	The state of the s
	Case II: When both input asc baic!
	in this case none of the diode DA and DB will be frowned biased and both will act as open cocult. The customet
	produced by transistor of
	parice of
34 min	
	The of warpah allowing a late of our staff
	N SE VINE NI MARIO DE LO JURIOLO CARROLLO COMO TENERO
	B AND COURT AND FOR CHARLES CONTRACTOR OF THE COURT OF TH
	distribution to be seen the second to the se

The output of this configuration is obtained as high voltage or logic '1' when transistion by is on and as low voltage or logic '0' when transistion by is on. The circuit is designed in such a way that both or and by can news be on at the same time. This is achieved by having a diode in between or and by for or and by to be on at the same time the min. Voltage required at the base of by is 1.4 yolt but, after voltage calculations, the available voltage at the base of by is 1.4 yolt but, after voltage calculations, the available voltage at the base of by is 1.4 your of 1

The doawback of totem Pole
The doawback of totem pole configuration is that when
either or after by conducts the output impedence becomes
very low and it causes serious loading problem.
This problem can be eliminated by using open
collector configuration.

a (Hua_lo make)

Open collected configuration

The open collected configuration is obtained by opening the collected of transisted 03 as shown below.

This configuration produces two states low voltage or logic'd when 03 is on and high impedance state. The main pooldem of open collectivo configuration is that it doesnot have the logic '1' state. This problem can be eliminated by using an extronal pull up register as shown below: The external pull up registres takes output from logic o' to logic'i and is connected between pull down transition and supply The dix advantage of connecting a high external pull up degister by that it increases the switching delay that is the output takes longer time to switch from togic 'O' to logic 'I'. This dowbuck com be eliminated by using toise toistak configuration

