

# HAZARDS

After designing a combinational circuit, it is required to ensure that the designed circuit is free of operating errors. There are chances that the O/P may be in error due to noise or malfunctioning of the circuit for a temporary period.

This malfunction of the logic circuits is defined as hazards.

In combinational circuits, hazards result in false O/P value. Hazard is a condition where a single variable change produces a momentary O/P change, when no O/P change should occur. Hazards may be divided in 2 categories:

Static Hazard and Dynamic Hazard.

1. Static Hazard → May be defined as a transient change of an O/P value which is supposed to remain fixed during the transition of value of a single variable.

Static hazards are further divided into:

Static 0 and Static 1.




static '0' when O/P is supposed to remain at '0' but it is likely to go to '1' momentarily during transition of I/P. This hazard is then static '0'.

↓ Momentary Logic '1' O/P

→ time

Illustration of Logic '0' hazard :-

In order to illustrate occurrence of static '0', consider following combinational ckt.



eg. if  $X_1 = 0$  &  $X_2 = 1$ ,  $Y = 0$   
 $X_1 = 1$ ,  $X_2 = 1$ ,  $Y = 0$

O/P is fixed but due to NOT gate there could be delay, corresponding to which we get  $Y = 1$ . So, there is hazard.



Assume that  $x_1 = 0$  and  $x_2 = 1$ . This causes the O/P of  $G_1$  to be 0, that of  $G_2$  would be 1 and  $\therefore G_3 = Y = 0$ . Now, consider a change of  $x_1$  from 0 to 1. The O/P of Gate 1 changes to 1 and that of  $G_2$  changes to 0. However, the O/P may momentarily go to logic '1', if the propagation delay through inverters is taken into consideration. This delay may cause the O/P of  $G_1$  to change to 1, before the O/P of  $G_2$  changes to 0. In that case, both I/Ps of  $G_3$  are momentarily equal to 1, causing the O/P to go to 1 for this short interval of time.

Elimination of static '0' hazard :-


The static '0' hazard can be eliminated using following steps,

1. Obtain boolean expression of given circuit.
2. Obtain k-map for the boolean expression.
3. Find redundant pair and quad.
4. Draw the new k-map to make circuit hazard free.
5. Write boolean expression that includes all possible combinations of k-map.
6. Redesign the circuit to obtain hazard free circuit.




$$Y = (x_1 + x_2) (x_1 + x_2)$$

By K-map




Therefore, the simplified  $Y = x_2$



Static 1's hazard


When O/P is supposed to remain at 1, but it is likely to go to logic '0' momentarily during transition of I/P state, hazard is called static 1's hazard.



eg: momentarily logic 0, 1



Illustration: In order to illustrate the occurrence of static '1', consider the following logic diagram.



Assume that all the three I/Ps are equal to 1 initially. This causes the O/P of gate 1 to be 1, that of gate 2 to be 0 and O/P of the circuit to be equal to 1. Now, consider a change of  $x_2$  from 1 to 0. The O/P of  $G_1$  changes to 0 and that of  $G_2$  changes to 1. However, the O/P of circuit may momentarily go to 0 if propagation delay through the circuit is taken into consideration. This delay may cause the O/P of  $G_1$  to change to 0 before O/P of  $G_2$  changes to 1. In that case, both I/Ps of  $G_3$  are momentarily equal to 0, causing the O/P to go to 0 for a short time interval.

Elimination of "static 1" hazard:-

$$Y = x_1 x_2 + \bar{x}_2 x_3$$



The K-map for the above

$x_1 \backslash x_2 x_3$	00	01	11	10
0	0	1	3	2
1	4	1	1	1

New K-map for hazard free circuit;

finding possible

$x_1 \backslash x_2 x_3$


0	0	1	1	1
1	1	1	1	1

combination

New pairs to eliminate

static hazard

$$Y = \bar{x}_2 x_3 + x_1 x_3 + x_1 x_2$$



Gate 4's value is independent of

value of  $x_2$ , so hazard is removed

changing  $x_2$  from 1 to 0 will

affect O/P of G4 and hence;


O/P will remain 1 even if

delay through inverter is taken into account



Q: Modify the circuit to make it hazard free

Find type of hazard and when; ---  
 (above).




$Y = \bar{A}\bar{B} + AC$

A \ BC	00	01	11	10
0	1	1	3	2
1	4	5	6	

New K-map,

A \ BC	00	01	11	10
0	1	1	3	2
1	4	5	6	

$Y = \bar{A}\bar{B} + \bar{B}C + AC$



we will vary value of A and when find out which hazard is there



Here, initial value of A, B, C would  
001.

$(\bar{A}BC)$

Q. For following expression, design hazard free circuit.


$Y = AB + \bar{A}C\bar{D}$

Sol<sup>n</sup>

$Y = AB + \bar{A}C\bar{D}$

AB \ CD	00	01	11	10
00		1	3	2
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10


$Y = AB + \bar{A}C\bar{D} + BC\bar{D}$



Here we will change value of A +  
then check for hazard.



Q. Show that a static hazard occurs for the circuit shown in fig. when I/P 'B' is changed from 0 to 1. Assume that the initial I/P state is to be 1 0 1 i.e. A=1, B=0, C=1.



$$Y = (AB) + (\overline{B}C)$$

$$Y = (\overline{A} \overline{B}) + (\overline{B}C)$$

K-map.


A \ B C	00	01	11	10
0	1	1	3	2
1	4	5	7	6

~~$(\overline{A} \overline{B}) + (\overline{B}C)$~~   
 $(\overline{A} \overline{B}) + (\overline{B}C)$






Q. Use K-map to detect static '0' hazard if any, for the following circuit.



$$Y = (A+B)(\bar{B}+C)$$

A \ BC	00	01	11	10
0	0	0	1	0
1	1	1	1	0

There is a redundant pair, it implies that hazard exists in the given circuit. From the circuit it is clear that, if we change the value of B from 1 to 0 then the hazard occurs.






$$M \text{ of terms} = (\bar{A} + \bar{B} + \bar{C}) (\bar{A} + \bar{B} + C) (A + \bar{B} + C)$$

A \ B C	00	01	11	10
0	0	0	0	0
1	0	0	0	1


$$Y = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}C$$



Q.  $F = \bar{B}\bar{C} + \bar{A}C + AB$

Ans:  $F = \bar{B}\bar{C}(A + \bar{A}) + \bar{A}C(A + \bar{A}) + AB(C + \bar{C})$   
 $= A\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + \bar{A}\bar{B}C + ABC + AB\bar{C}$   
 $= A\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + ABC + AB\bar{C}$

	00	01	11	10
0	0	1	1	0
1	0	0	1	1



A \ B C	00	01	11	10
0	0	1	1	0
1	0	0	1	1




## DYNAMIC HAZARDS:-

They occur when O/P of the circuit is to change from 1 logic level to the other logic level. But a momentary false O/P occurs during transition.

In dynamic hazards, the false O/P state occurs 3 or more than 3 times.

eg. consider the following circuit;



$$Y = [(A+B)(\bar{A}+C)] + [(B+A)]$$

$$= A\bar{A} + AC + \bar{A}B + BC + AB = AC + \bar{A}B + BC + AB$$

A \ BC	00	01	11	10
0	0	1	1	1
1	1	1	1	1

$$Y = A\bar{B} + \bar{A}B + BC + AC$$

$$= A\bar{B}(C+\bar{C}) + \bar{A}B(C+\bar{C}) + (A+\bar{A})BC + AC(\bar{B}+B)$$

$$= A\bar{B}C + A\bar{B}\bar{C} + \bar{A}BC + \bar{A}B\bar{C} + ABC + \bar{A}BC + ABC + A\bar{B}C$$

$$= A\bar{B}C + A\bar{B}\bar{C} + \bar{A}BC + \bar{A}B\bar{C} + ABC$$

$$101 \quad 100 \quad 011 \quad 010 \quad 111$$



D → SOP


D → POS

Page No. \_\_\_\_\_  
Date \_\_\_\_/\_\_\_\_/\_\_\_\_

Draw a circuit that has dynamic hazards

and an output can be 0 more power

$$Y = \bar{B}\bar{C} + \bar{A}C + AB + \bar{A}B + BC + A\bar{C}$$



Fault detection :-


In fault detection, the aim is to find faulty component which causes mal-functioning of the circuit. In this, a fault table is used. A fault table is a table in which there is a row for

every possible I/P combination and

1 = 0 and 0 = 1 columns for every fault.



The fault detection is experimental analysis of combinational circuits.  
eg. consider the following combinational circuit;



Now, fault detection table can be:

Inputs			Correct values	Measured values	
A	B	C	P	Q	Y
0	0	0	0	0	1
0	0	1	0	0	1
0	1	0	0	1	1
0	1	1	0	1	1

In case of fault, if  $P=0$  and  $Q=1$  when  $A=1, B=1, C=1$  and if  $P=1$  and  $Q=1$  then it can be concluded that NAND Gate is faulty.



For each combination of I/Ps, the O/Ps available at P, Q and Y are measured and the measured values are recorded. These recorded values are compared with the correct values obtained by analysis of the circuit. If there is a difference b/w observed value and correct value, the stage at which error has occurred can be determined and the faulty component can be located.

### PATH SENSITISING METHOD:-

The PSM is used to detect and correct faults in combinational circuit. In this method, one variable is selected & its value is changed. The changes in O/Ps of gates can be traced down the line. Then the observed values and correct values are compared. By locating the place, where the error occurs, the faulty component can be traced and replaced.

